

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: Rajski et al.

Application No. 10/781,031 Filed: February 17, 2004 Confirmation No. 2828

For: METHOD FOR SYNTHESIZING LINEAR

FINITE STATE MACHINES

Examiner: David H. Malzahn

Art Unit: 2193

Attorney Reference No. 1011-67627-01

COMMISSIONER FOR PATENTS P.O. BOX 1450 ALEXANDRIA, VA 22313-1450

CERTIFICATE OF MAILING

I hereby certify that this paper and the documents referred to as being attached or enclosed herewith are being deposited with the United States Postal Service as First Class Mail in an envelope addressed to: COMMISSIONER FOR PATENTS, P.O. BOX 1450, ALEXANDRIA, VA 22313-1450 on the date shown below.

Attorney or Agent for Applicants

Date Mailed ____

INFORMATION DISCLOSURE STATEMENT PURSUANT TO 37 C.F.R. § 1.97(b)(4)

Listed on the accompanying form PTO-1449 and enclosed herewith are several English-language documents. Applicants respectfully request that these documents be listed as references cited on the issued patent.

Copies of United States patents and United States published patent applications do not have to be provided to the Patent Office (37 C.F.R. 1.98(a)(2)(ii)). Copies of unpublished U.S. applications do not have to be provided, as long as the application is available on PAIR, as this requirement of 37 C.F.R. § 1.98(a)(2)(iii) has been waived by the United States Patent and Trademark Office pursuant to the Official Gazette Notice on October 19, 2004 (1287 OG 163). Applicants will provide copies of such patents or applications upon request.

Applicants filed this Information Disclosure Statement ("IDS") before the mailing of a first Office action after the filing of a request for continued examination. As a result, no fee should be required to file this IDS. However, if the Patent Office determines that a fee is

PMB:iar 01/10/06 1011-67627-01 PATENT

required for Applicants to file this IDS, please charge any such fees, or credit overpayment, to Deposit Account No. 02-4550. A duplicate copy of this IDS is enclosed.

The filing of this IDS shall not be construed to be an admission that the information cited in the statement is, or is considered to be, prior art or otherwise material to patentability as defined in 37 C.F.R. §1.56.

Respectfully submitted,

KLARQUIST SPARKMAN, LLP

Patrick M. Bible

Registration No. 44,423

One World Trade Center, Suite 1600 121 S.W. Salmon Street

Portland, Oregon 97204 Telephone: (503) 226-7391

Facsimile: (503) 228-9446

cc: Client

Docketing

	PMB:iar 01/10/06 (011-67627-01	
	(JAN 1 2 200 P)	Attorney Docl
	(3 2006 86)	Application N
	INFORMATION DISCLOSURE STATEMENT RV APPLICANT	Filing Date
	BY APPLICANT	First Named I
ı		Art Unit

T	1011 (7:07.01
Attorney Docket Number	1011-67627-01
Application Number	10/781,031
Filing Date	February 17, 2004
First Named Inventor	Rajski
Art Unit	2193
Examiner Name	David H. Malzahn

U.S. PATENT DOCUMENTS

Copies of U.S. Patent documents do not need to be provided, unless requested by the Patent and Trademark Office. For patents, provide the patent number and the issue date. For published U.S. applications, provide the publication number and the publication date. For unpublished pending patent applications, provide the application number and the filing date.

Examiner's Initials*	Cite No. (optional)	Number	Publication Date	Name of Applicant or Patentee
		6,272,653	8.27.2001	Amstutz
		6,308,291	10.23.2001	Kock et al.

FOREIGN PATENT DOCUMENTS

Examiner's Initials*	Cite No. (optional)	Country	Number	Publication Date	Name of Applicant or Patentee

Examiner's Cite No. Initials* (optional)		OTHER DOCUMENTS	
		Aitken et al., "A Diagnosis Method Using Pseudo-Random Vectors Without Intermediate	
Signatures," <i>Proc. ICCAD</i> , pp. 574-577 (1989).			
Bardell et al., Built-In Test for VLSI Pseudorandom Techniques, Chapter 4, "T		Bardell et al., Built-In Test for VLSI Pseudorandom Techniques, Chapter 4, "Test	
		Response Compression Techniques," John Wiley & Sons, Inc., pp. 89-108 (1987).	
		Benowitz et al., "An Advanced Fault Isolation System for Digital Logic," IEEE	
		Transactions on Computers, Vol. C-24, No. 5, pp. 489-497 (May 1975).	
Chakrabarty et al., "Optima		Chakrabarty et al., "Optimal Zero-Aliasing Space Compaction of Test Responses," IEEE	
		Transactions on Computers, Vol. 47, No. 11, pp. 1171-1187 (November 1998).	
Chakrabarty, "Zero-Aliasing Space Compaction Using Linear Compactors with P		Chakrabarty, "Zero-Aliasing Space Compaction Using Linear Compactors with Bounded	
Overhead," IEEE Transactions on Computer-Aided Design of Integrate		Overhead," IEEE Transactions on Computer-Aided Design of Integrated Circuits and	
		Systems, Vol. 17, No. 5, pp. 452-457 (May 1998).	

EXAMINER	DATE
SIGNATURE:	CONSIDERED:

^{*} Examiner: Initial if reference considered, whether or not in conformance with MPEP 609. Draw line through cite if not in conformance and not considered. Include copy of this form with next communication to applicant.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Attorney Docket Number	1011-67627-01
Application Number	10/781,031
Filing Date	February 17, 2004
First Named Inventor	Rajski
Art Unit	2193
Examiner Name	David H. Malzahn

Examiner's Cite No. Initials* (optional)		OTHER DOCUMENTS	
		Ghosh-Dastidar et al., "Fault Diagnosis in Scan-Based BIST Using Both Time and Space Information," <i>Proc. ITC</i> , pp. 95-102 (September 1999).	
		Karpovsky et al., "Board-Level Diagnosis by Signature Analysis," <i>Proc. ITC</i> , pp. 47-53 (1988).	
		Karpovsky et al., "Design of Self-Diagnostic Boards by Multiple Signature Analysis," <i>IEEE Transactions on Computers</i> , Vol. 42, No. 9, pp. 1035-1044 (September 1993).	
		Kundu, "On Diagnosis of Faults in a Scan-Chain," <i>Proc. VLSI Test Symp.</i> , pp. 303-308 (1993).	
		Narayanan et al., "An Efficient Scheme to Diagnose Scan Chains," <i>Proc. ITC</i> , pp. 704-713 (1997).	
		Rajski et al., <u>Arithmetic Built-In Self-Test for Embedded Systems</u> , Chapter 3, "Test Response Compaction," and Chapter 4, "Fault Diagnosis," Prentice Hall PTR, pp. 87-133 (1998).	
		Rajski et al., "Diagnosis of Scan Cells in BIST Environment," <i>IEEE Transactions on Computers</i> , Vol. 48, No. 7, pp. 724-731 (July 1999).	
		Saluja et al., "Testing Computer Hardware through Data Compression in Space and Time," <i>Proc. ITC</i> , pp. 83-88 (1983).	
		Wu et al., "Scan-Based BIST Fault Diagnosis," <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , Vol. 18, No. 2, pp. 203-211 (February 1999).	

EXAMINER	DATE
SIGNATURE:	CONSIDERED:

^{*} Examiner: Initial if reference considered, whether or not in conformance with MPEP 609. Draw line through cite if not in conformance and not considered. Include copy of this form with next communication to applicant.